Skip to main content

11-Bit floating-point pipelined analog to digital converter in CMOS 0.18?m technology

Resource type
Thesis type
(Thesis) M.A.Sc.
Date created
2005
Authors/Contributors
Abstract
As the technology advances, larger volume of circuitry is included in one chip such as in integrated sensor systems. An essential component in such sensor systems is Analog to Digital Converter (ADC) that converts the sensor output into digital data suitable for memories and processors. This project discusses the design of an 11-bit floating-point pipelined ADC designed especially for such systems. Because of the large number of circuit components in sensor systems silicon area and power consumption are limiting factors. Also sensors such as optical sensors produce a wide range of signal levels. Therefore the named ADC was chosen and designed to meet a low power consumption of 50mW and small silicon area usage of 0.837mm2 while having a large dynamic range of 90dB. The ADC circuit was designed and fabricated in O.18pm CMOS technology that resulted in two fabricated chips.
Document
Copyright statement
Copyright is held by the author.
Permissions
The author has not granted permission for the file to be printed nor for the text to be copied and pasted. If you would like a printable copy of this thesis, please contact summit-permissions@sfu.ca.
Scholarly level
Language
English
Member of collection
Download file Size
etd1522.pdf 8.92 MB

Views & downloads - as of June 2023

Views: 274
Downloads: 11