Hardware platform design for validation of PMC-Sierra S/UNI® MULTI-48™

Resource type
Thesis type
(Project) M.Eng.
Date created
This document is a report on the design of hardware platform for the validation of PMC-Sierra's S/UNIB MULTI-4STM. The purpose of the engineering validation hardware system design is to provide a platform upon which to evaluate the quality and functionality of the device under test. The general platform requirements are: 0 Support the execution the S/UNI@ MULTI-4STM feature test plan. o Fulfill product validation requirements for all points controllable and accessible. 0 Furnish the power-supply requirements of the S/UNIB MULTI-4STM device by segregate power planes, and providing low-noise and quite supply where required. 0 Permit independent external control of all device power rails. Support product engineering's requirements for power-supply noise injection 0 System clock domains must be capable of being driven synchronous as well as asynchronously from both on and off-board sources. o Support high quality signal integrity for multi Gigahertz signals. This report describes the design of a hardware platform that supports the above mentioned requirements for the validation of PMC Sierra's S/UNIB MULTI-4STM device. It describes the challenges and the techniques that are used to overcome those challenges.
Copyright statement
Copyright is held by the author.
The author has not granted permission for the file to be printed nor for the text to be copied and pasted. If you would like a printable copy of this thesis, please contact summit-permissions@sfu.ca.
Scholarly level
Member of collection
Download file Size
etd1533.pdf 1.35 MB

Views & downloads - as of June 2023

Views: 0
Downloads: 0