## NOISE ANALYSIS OF A CURRENT MEDIATED ACTIVE PIXEL SENSOR FOR DIGITAL IMAGING

By:

Alireza Nezamzadeh B.Sc. in Electrical Engineering, Kerman University, Kerman, 1991

## A PROJECT SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

MASTER OF ENGINEERING

In the School of Engineering Science

©Alireza Nezamzadeh 2004

SIMON FRASER UNIVERSITY Fall 2004

All rights reserved. This work may not be reproduced in whole or in part, by photocopy or other means, without permission of the author.

## **APPROVAL**

Name:	Alireza Nezamzadeh				
Degree:	Master of Engineering				
Title of project	Noise Analysis of a Current Mediated Active Pix Sensor for Digital Imaging				
Chair:	Dr. Bonnie Gray Assistant Professor School of Engineering				
Examining Committee:					
	<b>Dr. Karim S. Karim</b> Assistant Professor Senior Supervisor, School of Engineering, SFU				
	<b>Dr. Ash M. Parameswaran</b> Professor Supervisor, School of Engineering, SFU				
Date Defended/Approved:	Movember 30, 2004				

#### SIMON FRASER UNIVERSITY



#### PARTIAL COPYRIGHT LICENCE

The author, whose copyright is declared on the title page of this work, has granted to Simon Fraser University the right to lend this thesis, project or extended essay to users of the Simon Fraser University Library, and to make partial or single copies only for such users or in response to a request from the library of any other university, or other educational institution, on its own behalf or for one of its users.

The author has further granted permission to Simon Fraser University to keep or make a digital copy for use in its circulating collection.

The author has further agreed that permission for multiple copying of this work for scholarly purposes may be granted by either the author or the Dean of Graduate Studies.

It is understood that copying or publication of this work for financial gain shall not be allowed without the author's written permission.\

Permission for public performance, or limited permission for private scholarly use, of any multimedia materials forming part of this work, may have been granted by the author. This information may be found on the separately catalogued multimedia material and in the signed Partial Copyright Licence.

The original Partial Copyright Licence attesting to these terms, and signed by this author, may be found in the original bound copy of this work, retained in the Simon Fraser University Archive.

W. A. C. Bennett Library Simon Fraser University Burnaby, BC, Canada

#### **ABSTRACT**

Crystalline silicon active matrix imagers have gained prominence due to their highly integrated nature in digital imaging applications ranging from star trackers to monolithic integrated circuit cameras. In this project, the operation and noise performance of a pixel with current mediated readout (C.M.APS) is investigated. The total output noise power spectral density (PSD) is theoretically calculated using small signal analysis to obtain the noise contribution of each pixel component as well as the overall pixel noise transfer function. The theoretical work is compared to results obtained from a circuit simulated in stateof-the-art complementary metal-oxide-semiconductor (CMOS) 0.35µm technology using the Cadence integrated circuit design environment. Signal gain, noise, noise bandwidth and frequency response results are presented. Results indicate that, in contrast to a C.M.APS pixel operating in Direct Mode, a C.M.APS pixel operating in Difference Mode allows suppression of fixed pattern noise components without causing an increase in random noise components.

### **DEDICATION**

This work is dedicated to my family

for their unconditional love and support

in all aspects of my life

#### **ACKNOWLEDGEMENTS**

I would like to thank my senior supervisor Dr. Karim, S. Karim for his encouragement, guidance, feedback and direction throughout the duration of my research and for his constant belief in my potential during the last fifteen months as a researcher. Without the initiative, perseverance and sound leadership of Dr. Karim this project would never happened.

I would like to thank Dr. Ash Parameswaran, whose many help suggestions aided to start and completion of this project. I would also like to thank Tony Ottaviani and all my colleagues at Simon Fraser University for their guidance, friend ship and all their help.

## **TABLE OF CONTENTS**

APPROVAL  ABSTRACT  DEDICATION  ACKNOWLEDGEMENTS  TABLE OF CONTENTS  LIST OF FIGURES  LIST OF TABLES  ABBREVIATIONS AND ACRONYMS	ii iv vi viii X
CHAPTER 1 INTRODUCTION	1
CHAPTER 2 Active Pixel Sensors in CMOS Technology	5
2- 1 Voltage Mediated Active Pixel Sensor (V.M. APS)	5
2- 2 Photodiode Pixels	7
2- 3 Photogate Pixels	8
2- 4 Current Mediated Active Pixel Sensor (C.M. APS)	8
2- 5 C.M. APS in Direct Mode	11
2- 6 C.M. APS in Difference Mode	13
CHAPTER 3 NOISE ANALYSIS OF C.M. APS	15
3- 1 Outline	15
3- 2 Noise in CMOS Imaging Pixel	15
3-3 Spatial Noise	15
3- 4 Random Noise	16
3-4-1 Thermal Noise	17
3-4- 2 Flicker Noise	18
3-4- 3 Shot Noise	18
3-4- 4 Reset Noise	19
3-5 MOSFET Noise	20
3- 6 Noise in C.M. APS	21
3- 7 Noise Simulation of C.M. APS	22
3- 8 Small Signal Model for C.M. APS in Direct Mode	23 27
<ul><li>3- 9 Noise Transfer Function of APS</li><li>3- 10 Output Current Noise of C.M APS in Direct Mode</li></ul>	28
3- 11 Small Signal Model for C.M. APS in Difference Mode	30
3- 12 Noise Results Summary	36
3- 13 Power Consumption	39

CHAPTER 4 CONCLUSION AND SUMMARY	40
APPENDICES	41
Appendix A - Transfer Function of APSAppendix B - Power Spectral Density in Direct Mode and Difference Mode Appendix C - Signal Waveforms of C.M. APS in Direct Mode and Difference Mode	41 44 48
Appendix D - Electrical Parameters of APS in Direct Mode and Difference Mode	.0
REFERENCES	59

## **LIST OF FIGURES**

Figure 1- 1: Charge transfer in a CCDFigure 1-2: Charge storage and charge transfer in adjacent potential wells	2
of pixels CCDs	2
Figure 1- 3: CMOS image sensor architectural block diagram	3
Figure 2- 1: Schematic and timing diagram of sample and hold read out	
circuit for Voltage Mediated APS	5
Figure 2- 2: Correlated double sampling block diagram	7
Figure 2- 3: Photodiode APS	7
Figure 2- 4: Photogate APS	8
Figure 2- 5: C.M. APS schematic and timing diagram	9
Figure 2- 6: C.M. APS in Difference Mode and Direct Mode	11
Figure 2- 7: C.M. APS in Direct Mode series with current mirror	11
Figure 2- 8: C.M. APS in Difference Mode series with a current mirror	13
Figure 3- 1: Spectral bandwidth a) ideal circuit b) real circuit	17
Figure 3- 2: Flicker Noise	18
Figure 3- 3: RC equivalent circuit of CMOS transistor.	19
Figure 3- 4: CMOS Small Signal circuit	20
Figure 3- 5: AC equivalent circuit of Figure 2-7 – C.M. APS in Direct Mode	0.4
series with current mirror	24
Figure 3- 6: Small Signal circuit of Figure 3-5 - C.M. APS in Direct Mode	24
series with current mirrorFigure 3- 7: C.M. APS in Direct Mode simulated in Cadence	24 27
Figure 3- 8: Total output PSD noise of C.M. APS in Direct Mode	30
Figure 3- 9: AC equivalent circuit of Figure 2-8 - C.M. APS in Difference	50
Mode series with a current mirror	31
Figure 3- 10: Small Signal circuit of Figure 3-9 - C.M. APS in Difference	
Mode series with a current mirror	31
Figure 3- 11: C.M. APS simulated in Cadence in Difference Mode	33
Figure 3- 12: Total output PSD noise of C.M.APS in Difference Mode	36
Figure 4-1: Total output noise at $V_{direct}$	48
Figure 4-2: Transient voltage at $V_{direct}$ and $V_2$	48
Figure 4-3: Output noise at $V_2$	48
Figure 4-4: Output noise at $V_1$	49
Figure 4-5: Frequency response at $V_1$ and $V_{direct}$ in Direct Mode	49
Figure 4-6: Sense node voltage in Direct Mode	50
Figure 4-7: Transient response at $V_1$ in Direct Mode	50
Figure 4-8: Transient response at $V_2$ in Direct Mode	50
Figure 4-9: Transient response at V <sub>direct</sub> in Direct Mode	51
Figure 4-10: Total output noise in Difference Mode	51
Figure 4-11: Output noise at $V_2$ in Difference Mode	51

Figure 4-12: Output noise at $V_1$ in Difference Mode	52
Figure 4-13: Transient response at sense node in Difference Mode	52
Figure 4-14: Transient response at output in Difference Mode	52
Figure 4-15: Transient response at $V_2$ in Difference Mode	53
Figure 4-16: Transient response at $V_1$ in Difference Mode	53
Figure 4-17: AC response at sense node in Difference Mode	53
Figure 4-18: AC response at $V_1$ in Difference Mode	54
Figure 4-19: AC response at $V_2$ in Difference Mode	54
Figure 4-20: AC response at out put in Difference Mode	54
Figure 4-21: Electrical parameters of C.M. APS in Direct Mode	56
Figure 4-22: Electrical parameters of C.M. APS in Difference Mode	58

## LIST OF TABLES

Table 3- 1: Noise contribution of pixel in C.M. APS	21
	23
Table 3-3: a) input b) output - PSD noise of C.M. APS in Direct	
Mode	29
Table 3- 4: Contribution of each component in total PSD noise in Direct	
Mode	29
Table 3- 5: A typical DC operation points for C.M. APS in Difference Mode	33
Table 3- 6: a) input b) output- PSD noise of C.M. APS in Difference	
Mode	35
Table 3-7 Contribution of each component in total PSD noise in Difference	
Mode	35
Table 3- 8: Signal and noise performance for C.M. APS	37

#### **ABBREVIATIONS AND ACRONYMS**

AC Alternative Current

APS Active Pixel Sensor

CCD Charge Coupled Devices

CMOS Complementary metal-oxide-semiconductor

C.M. APS Current Mediated Active Pixel Sensor

CMOSP35 CMOS 0.35µm fabrication technology

DC Direct Current

FPN Fixed Pattern Noise

MOS Metal-oxide-semiconductor

MOSFET Metal-oxide-semiconductor field Effect Transistor

PSD Power Spectral Density

PRNU Photo-response non-uniformity

V.M. APS Voltage Mediated Active Pixel Sensor

# CHAPTER ONE INTRODUCTION

Crystalline silicon active matrix imagers have gained prominence due to their highly integrated nature in digital imaging applications ranging from star trackers to monolithic integrated circuit cameras. They offer the advantages of small area and being highly integrated which makes them simple to operate [1]-[5].


Integrated image sensor technology offers the benefits of cost effective, imaging and on-chip signal processing functions leading to higher image quality. These days, CMOS imagers compete with CCDs (Charge Coupled Devices) in industry for low cost, low power applications with on-chip signal processing.

CCDs have a simple architecture consisting of a MOS photosensitive capacitor, a parallel shift register, a serial CCD shift register, and a signal sensing output amplifier [6]. Photon charge captured by photo capacitor is shifted along a row of pixels to a charge sensitive read out amplifier. The charge on each row is shifted one row down, as shown in Figure 1-1, and then readout through the serial shift register.

Image acquisition using CCDs is performed in three steps:

- 1) Exposure, where light is converted into an electronic charge at discrete sites, called pixels.
- 2) Charge transfer, which moves the packages of charge within the silicon substrates from pixel to neighboring pixel.
- 3) Charge to voltage conversation at the output amplifier.

The charge storage and transfer operation in a CCD is shown in Figure 1-2. Circles represent the electric charges stored in the pixel potential wells. The charge is stored in MOS capacitors at each pixel and is transferred in between adjacent potential wells at or near a Silicon Dioxide interface. The charges



Read out amplifier

Figure 1-1: Charge transfer in a CCD




Figure 1- 2: Charge storage and charge transfer in adjacent potential wells pixels in CCDs

filled in the wells can be transferred to the adjacent wells by clocking the adjacent gate. In this fashion, readout of pixels is possible sequentially.

A drawback of CCDs is that they are manufactured in select foundries using a specialized process. In contrast, CMOS foundries are more common. Also, unlike CCDs CMOS technology offers highly integrated image sensors with on chip signal processing to designers.

A CMOS image sensor usually consists of an active matrix array of pixels where the photo charge is transferred out by row select logic. A block diagram of a CMOS imager is shown in Figure 1-3. Here column parallel readout is performed by reading out each row simultaneously via the column readout circuits.

CCDs transfer packages of charge sequentially within the silicon substrates from pixel to neighboring pixel (serial output), but in CMOS, output pixel signals are readout in parallel through bus lines, hence eliminating the signal




Figure 1- 3: CMOS image sensor architectural block diagram

degradation due to CCD charge transfer inefficiency within the silicon substrates. This allows fast and selective column readout.

Differences between CCD and CMOS image sensors lie in their sensitivity, power consumption and their cost. CMOS imagers have more transistors and therefore can have less fill factor and less sensitivity. Therefore, CMOS sensors have the ability to integrate timing control units, analog and digital signal processors on a single chip. The integration of all these support circuits leads to low cost and more reliable products compared to CCDs [6].

In this report, we will investigate the noise properties of a CMOS sensor for digital imaging application. In Chapter 2, we introduce some common pixel architectures in CMOS technology. In Chapter 3, we perform a noise analysis of a current mediated active pixel sensor that has the potential to suppress fixed pattern noise. In Chapter 4, we summarize and conclude our work.

#### **CHAPTER TWO**

### **Active Pixel Sensors in CMOS Technology**

An active pixel sensor (APS) is a pixel containing one or more transistors acting as amplifiers within the pixel unit cell.

#### 2- 1 Voltage Mediated Active Pixel Sensor (V.M. APS)

The basic form of one of the most popular V.M. APS employs a photosensor and a readout circuit consisting of three transistors [1] as shown in Figure 2-1.




Figure: 2- 1: Schematic and timing diagram of sample and hold read out circuit for Voltage Mediated APS

The circuit operates in three phases: charge integration, read and reset. In the integration phase, the reset and read transistor is switched off for the integration period  $T_{int}$  (integrate time). During reset, the reset and read transistor is on and in the read out phase, only the readout transistor is on.

If a photogate is used as a photosensor, the pixel is called a photogate pixel, and if a photodiode is used, the pixel is called a photodiode pixel. During the reset phase, the reset transistor is switched on and the photosensor charges to  $V_{DD}$  - $V_{Treset}$ . For the read out phase the read transistor is switched on for a sampling time  $T_{read}$ , and photosensor charge is relayed via read transistor to the output.

The Amp transistor acts as a voltage buffer to drive the output independent of the diode. The Read transistor allows random access to each pixel enabling selective readout. In a V.M. APS the output voltage signal is proportional to photosensor voltage ( $V_{sense}$ ) subtracted by threshold voltage of Read transistor.

$$V_{out} = V_{sense} - V_{Tread}$$
 (2-1)

Therefore, the output signal changes linearly with the photosensor's voltage.

Sampling the signal level permits correlated double sampling (CDS), which can suppress pixel noise and threshold voltage variation in transistors due to CMOS process non-uniformity [8].

Each sample and hold circuit consists of a sample and hold switch, a capacitor and a column source follower to buffer the capacitor voltage. Pixel out put signal is sampled at two different times and the resulting output is the difference of two samples. The first sample is the data signal, then the pixel is reset and the second sample occurs which corresponds to the reference signal. This pseudo differential sampling removes the correlated noise between the reference and the data signal. Reference capacitor (C<sub>R</sub>) holds the reset value, and signal capacitor (C<sub>S</sub>) holds the signal added to the new value of noise, as shown in Figure 2-2. Note that additional components can add further noise to the signal such as kTC Noise from sample and hold capacitors and Flicker Noise

from the transistors [8]. However, the added noise is usually less than the pixel noise.




Figure 2- 2: Correlated double sampling block diagram

#### 2-2 Photodiode Pixels

The basic form of a photodiode pixel is a reverse biased p-n junction coupled




Figure 2-3: Photodiode APS

to an APS circuit. Photodiodes are the most common detector used in APS CMOS circuits. They convert light to current and transfer it to a high input impedance common drain amplifier, as shown in Figure 2-3. A typical fill factor is 20-35% [14], and the peak quantum efficiency of photodiode pixel is about 40% at green wavelength, which is low compared to CCDs [14], and the photogate pixel discussed next.

#### 2-3 Photogate Pixels

A CMOS photogate APS is shown schematically in Figure 2-4. This APS sensor consists of a photogate, biased positively, which creates potential well and provides storage for the photo generated charge.




Figure 2-4: Photogate APS


A transmission gate, TX, is DC biased during integration. When the photogate is pulsed to 0V, charge is transferred under the TX gate to the floating diffusion (FD) output node. The structure and operation of the CMOS photogate APS is more complex than the photodiode APS, but photogates offer an improvement in noise suppression and greater quantum conversion gain. A disadvantage is poor quantum efficiency that almost offsets the higher gain [13].

#### 2- 4 Current Mediated Active Pixel Sensor (C.M. APS)

The C.M. APS offer the advantages of compact size and simple design [5]. In the 700nm process, the pixel occupies a 15x15  $\mu$ m area, allowing almost

400,000 pixels to be placed in 1-cm die. The nonlinear photon-to-output signal transfer function of this pixel, however, must be considered [2].

A C.M. APS pixel is displayed in Figure 2-5 and the timing diagram is shown in Figure 2-6






Figure 2- 5: C.M. APS schematic and timing diagram

The output signal appears as a current proportional to the square root of sense node voltage and threshold voltage of Read transistor. Therefore, output current

is highly sensitive to threshold voltage, and the spatial noise in C.M. APS is higher than V. M. APS.

The current of Read (Select) transistor is determined by:

$$I_D = \frac{K'}{2} (V_s - V_{TAmp})^2$$
 (2-2)

Where:

$$K' = \frac{\mu CW}{L} \tag{2-3}$$

W is width of  $T_2$ ,

L is Length of  $T_2$ ,

 $\mu$  is Mobility,

and C is capacitance per unit area of Silicon Dioxide.

The sense node capacitance ( $C_S$ ) is composed of both the gate capacitance of the active device and the voltage dependent photodiode depletion capacitance. A calculation based on the pixel layout over the range of voltage expected in normal operation, (0.8 to -2.0 V), shows that it varies between 27.2F and 23.5F, with an average value of 26.1F[5].

Neglecting the variation of this capacitance, the sense node voltage at time t,  $V_s(t)$ , can be written as [10]:

$$V_s(t) = V_s(0) - \frac{1}{C_s} I_{ph}.t = V_s(0) - q \frac{N_e}{C_s}$$
 (2-4)

Where  $N_e$  is the number of electrons integrated onto the sense node and  $I_{ph}$  is the photo current of photosensor.

As shown in Figure 2-6 the C.M. APS can be used in Direct Mode (without a reference current) and Difference Mode (with a reference current) [5]. Reference current can be injected to pixel by an external switch.




Figure 2- 6: C.M. APS in Difference Mode and Direct Mode

#### 2-5 C.M. APS in Direct Mode

In Figure 2-7 the pixel output current is applied to current mirror directly. This readout method is called Direct Mode.




Figure 2-7: C.M. APS in Direct Mode series with current mirror

Transistor  $T_2$  of C.M. APS in Direct Mode operates in saturation region. Drain Source current of  $T_3$  transistor, output current, is identical to drain current of the  $T_2$  transistor.

When C.M. APS operates in reset mode, all  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  switches are closed. The drain current flowing through  $T_3$  is equal to the current that flow to Drain Source of  $T_2$ . The gate voltage of  $T_2$  at sense node is then reset to a value proportional to the current that flow through Drain Source of  $T_2$ . This voltage is stored on the sense node capacitance. Thus the pixel output signal is independent of the threshold voltage of the active transistor,  $T_3$ .

During signal integration  $T_1$  and  $T_3$  are open, and photo generated current reduces the voltage of reverse-biased diode at the sense node. Readout can be done nondestructively by closing the row-select switch. Thus the operational sequence is reset, integration and readout.

In order to amplify the drain source current of  $T_3$ , drain of  $T_3$  is connected to the current mirror  $T_4$  and  $T_5$ , which have different aspect ratio. In other words the circuit works in Direct Mode with a current multiplication factor n, proportion to width and length of the transistors, W and L:

$$I_5 = I_4 \frac{W_5 L_4}{W_4 L_5} \tag{2-5}$$

When incident photons on the photo sensor, electron-hole pairs are created leading to a change in the charge at the integration node. The change, due to a sensor input, in the charge detection node bias voltage ( $V_G$ ) is:

$$\Delta V_{G} = \frac{\Delta Q_{P}}{C_{pix}}$$
 (2-6)

Where  $\Delta Q_P$  is the change in the input signal charge of the sensor node, capacitor  $C_{pix}$ , due to incoming photons and  $V_G$  is the corresponding change in the integration.

During small signal operation, the change in the output current respects to change in the gate voltage of  $T_2$ ,  $\Delta V_G$ , i.e.  $\Delta I_{out} = n.g_m \Delta V_G$ , where n is the current mirror multiplication factor and  $g_m$  is transconductance of the transistor  $T_2$  and  $T_3$ .

#### 2-6 C.M. APS in Difference Mode

Another approach to read out of the output pixel current is shown in Figure 2-8. A current source is used to inject current to drain of select transistor,  $T_3$ . Then the difference of  $I_{ref}$ - $I_{pix}$ , is steered to NMOS current mirror. The external setswitch enables the pixel signal current to be read in one of two out put modes. In Direct Mode readout, the column reference current sources are disabled and the pixel current is directed to a PMOS current mirror.




Figure 2-8: C.M. APS in Difference Mode series with a current mirror

In Difference Mode, the switch is turned on and the difference current between the reference and the pixel signal current is directed to an NMOS current mirror. In Direct Mode the switch is off and the current source is not used. Difference Mode read out reduces fixed pattern noise due to mismatches in the column current sources [2], because the sense node voltage in reset mode is proportional to  $I_{ref.}$ 

# CHAPTER THREE NOISE ANALYSIS OF C.M. APS

#### 3-1 Outline

The overall performance of each system is limited by noise that is added by the system to signal. In order to know the sensitivity of a pixel and minimum signal that can be detected, we have to know the total input noise of the pixel. In this chapter, the random noise and sensitivity of both C.M. APS in Difference Mode and Direct Mode is calculated and compared to simulation results.

In order to analyze these APS circuit, an AC equivalent circuit for each APS must be generated. Small signal circuit analysis is performed to extract the pixel transfer function, which is used to yield the output Power Spectral Density (PSD). Each circuit is simulated in Cadence to extract its electrical parameters, calculate the input current noise of each component, and finally calculate and plot the output noise.

#### 3-2 Noise in CMOS Imaging Pixels

CMOS image sensors suffer from noise more than CCDs due to the additional pixel and column amplifier transistors that generate Thermal and Flicker Noise. The overall performance of the sensor is ultimately limited by the noise that is added to signal. In this sense, the actual implementation of the system is limited by noise. Noise comes from numerous sources and its minimization requires optimization of many individual parts of the system. Our analysis will not consider external noise source, such as electrical pick-up. Noise in image sensors comes from typically either spatial noise or random noise sources.

#### 3-3 Spatial Noise

Mismatches in electrical characteristics of the pixels' components, such as those in the current mirror ratio and the component providing a threshold voltage drop, result in a fixed pattern output current variations at flat-field illumination.

Pattern noise is effectively a spatial noise and does not change significantly from frame to frame. Basically, it is non-uniform across the array; e.g. differences in the signal generated by individual pixels to uniform illumination. Spatial noise is divided into two components, fixed pattern noise (FPN) and photo-response non-uniformity (PRNU).

- FPN is the component of pattern noise measured in the absence of illumination and it is mainly due to variations in detector dimensions, doping concentrations, contamination during fabrication and characteristics of MOSFETs (doping, threshold voltage, gain, W and L). Fixed pattern noise is due to pixel-to-pixel variations in the absence of illumination and the main cause of FPN in CMOS imagers is variations in threshold voltage between MOSFETs (in the pixel and in the column). Also irregularities in the array clocking can cause the FPN.
- PRNU, photo response non-uniformity, depends on p-n diode detector dimensions, doping concentrations, thickness of over layers and wavelength of illumination. PRNU is signal dependent [9].

#### 3-4 Random Noise

Random Noise is expressed in terms of parameters, which describes the statistical distribution of signal voltage or current. Random noise is a phenomenon caused by small fluctuations of the analog signal. The average of this signal is zero.

Noise results from the fact that electrical charge is not continuous but the result of quantized behavior and is associated with fundamental processes in a semiconductor component. In other words, it is due to the fact that electrical charge is not continuous, but is carried in discrete amount equal to the charge of an electron. In essence, noise acts like a random variable and is often treated as one [4]. If there are n samples of the signal, then the mean is:

$$X = \frac{X_1 + X_2 + X_3 + \dots + X_n}{n} \tag{3-1}$$

However, the mean for many noise sources is zero (leaving the DC level of the signal unaffected). So, a more useful description of the noise is either the variance or the standard deviation. Standard deviation is given by:

$$\langle X \rangle = \sqrt{\langle X_1^2 \rangle + \langle X_2^2 \rangle + \langle X_3^2 \rangle + \dots \langle X_n^2 \rangle}$$
 (3-2)

When noise voltages are produced independently and there is no relationship between the instantaneous values of the voltages, they are uncorrelated. Two waveforms that are in identical shape are said to be 100%




Figure 3- 1: Spectral bandwidth a) ideal circuit b) ieal circuit

correlated even if their amplitudes differ. An example of correlated signals would be two sine waves of the same frequency and phase. Another important factor is the noise equivalent bandwidth as shown in Figure 3-1. This is defined as the voltage gain-squared bandwidth of the circuit. The ideal case (Figure 3-1-a) is that the gain is constant  $A_0$  up to the bandwidth of B, and after B is zero. But, the behavior of a real circuit is not abrupt. B is chosen to estimate the whole area of under the curve.

#### 3-4-1 Thermal Noise

Thermal Noise is due to random thermal motion of the electrons and is independent of the DC current flowing in the component.  $i_n$  is the mean square value of the Thermal Noise current as in formula (2-7) [6]:

$$i_n^2 = \frac{4KTB}{R} \tag{3-3}$$

Where:

K is Boltzmann's constant, 1.38x10<sup>-23</sup> Joules/K;

T is absolute temperature Kelvin;

and R is the resistor or equivalent resistor in which the thermal noise is occurring.

#### 3-4-2 Flicker Noise

Flicker or 1/f Noise is an important source of noise for a CMOS transistor. This noise is associated with carrier traps in semiconductors, which capture and release carriers in a random manner [6].




Figure 3-2: Flicker Noise

$$i_n^2 = K_F \frac{I_D}{fC_{cr}L^2} B {3-4}$$

Where  $K_F$ =Flicker noise coefficient is  $10^{-28}$  for  $0.8\mu m$  technology and  $10^{-23}$  for 0.6  $\mu m$  technology, f is frequency in *Hertz*,  $C_{ox}$  is Silicon Oxide capacitance per unit area, B is the band width, L is the oxide thickness and  $I_D$  is the drain current. The noise\_\_ current spectral density for typical 1/f is shown in Figure 3-2.

#### 3-4-3 Shot Noise

Another source of white noise is Shot Noise, which is associated with DC current flow across a p-n junction. This is the result of random generation of carriers within a depletion region either by thermal generation, i.e. shot noise or random generation of electrons causes by incident photons.  $i_n$  is the mean square value of the shot noise current with the form :

$$i_n^2 = 2qIB \tag{3-5}$$

Where  $q=1.6x10^{-19}C$  is the charge of electron; I is the average DC current of the p.n. junction;

and (B)∆f is the bandwidth in Hertz.

The noise current spectral density can be found by dividing  $i_n$  by  $\Delta f$  and is denoted as [4]:

$$S_i = \frac{i_n^2}{\Delta f}$$

#### 3-4-4 Reset Noise

The circuit in Figure 3-3 resents a transistor acting as a switch in series with a capacitor C. The switch transistor is represented by a resistor R in series with an ideal switch, where R is the ON resistor of the transistor.




Figure 3- 3: RC equivalent circuit of CMOS transistor

The capacitor C can be charged and discharged through the switch resistor R with a time constant of *RC*. The switching generates a noise called Reset Noise (KTC Noise) that is given by [9]:

$$\langle i_{out} = \sqrt{KTC} \rangle$$
 (3-6)

#### 3-5 MOSFET Noise

Noise can be modeled by a current source connected in parallel with the drain source current as shown in Figure 3-4. The noise current source represents two noises, Thermal Noise and Flicker Noise. The mean square current noise source is defined as [6]:

$$i_n^2 = i_{thermal}^2 + i_{1/f}^2 = \left[\frac{8KTg_m}{3} + \frac{(KF)I}{fCL^2}\right]B$$
(3-7)

Where K is Boltzmann's constant, C is Dioxide capacitance, T is Kelvin degree, I is drain current,  $g_m$  is transconductance, f is operating frequency,  $\Delta f(B)$  is the noise bandwidth and KF is flicker coefficient with typical value of  $10^{-28}$ F-A [6]. The mean square voltage noise is:

$$S_{eN} = \frac{i_n^2}{g_m^2}$$
 (3-8)

And the Power Spectral Density is:

$$S_e^2 = \frac{e_{eq}^2}{\Delta f} \tag{3-9}$$




Figure 3- 4: CMOS Small Signal circuit

Where:

$$g_m = \frac{\delta i_d}{\delta V_{gs}}$$

$$g_{mb} = \frac{\delta i_d}{\delta V_{bs}}$$

$$g_{ds} = \frac{\delta i_d}{\delta V_{ds}}$$

#### 3-6 Noise in C.M. APS

Each component of the APS is responsible for different noise sources and affects the performance of the system. The noise generated in each component is the input noise for the next stage and may be even amplified [5].

$$\langle i_n \rangle = \sqrt{i_1^2 + i_2^2 + i_3^2 + \dots + i_n^2}$$
 (3-10)

The components' noise source is displayed in Table 3-1.

Component	Noise added
$T_1$	Reset, FPN
Photodiode	PRNU,FPN, (dark and photon) Shot
<i>T</i> <sub>2</sub>	FPN, Thermal, 1/f
	Thermal and $1/f$ ( $T_3$ noise $<< T_2$ noise)

Table 3- 1: Noise contribution of pixel in C.M. APS

Where  $i_{N1}$ ,  $i_{N2}$ ,  $i_{N3}$  and  $i_{Nn}$  are the uncorrelated random inputs of a linear system having a  $H(\omega)$  system transfer function. The total output PSD is given by:

$$S_{Vn} = |H_1(\omega)|^2 |S_{iN1}| + |H_2(\omega)|^2 |S_{iN2}| + \dots + |H_n(\omega)|^2 |S_{iNn}|$$
(3-11)

 $S_{iN1}$ ,  $S_{iN2}$ ,  $S_{iN3}$ , and  $S_{iNn}$  denote the PSD noise of each corresponding input current.

#### 3-7 Noise simulation of C.M. APS

To simulate the circuit shown in Figure 2-8, a photo sensor was replaced with a capacitor, where the voltage on the capacitor was varied. Photo current Shot Noise and dark current Shot Noise were obtained from the following equation:

$$I_{D} = I_{SAT} (e^{\frac{q^{\nu}}{kT}} - 1)$$
 (3-12)

$$I_{sn} = \sqrt{2q(I_p + I_D)\Delta f} \tag{3-13}$$

Where:

 $I_D$  = Photo sensor dark current,

$$q = 1.6 \times 10^{-19}$$

 $I_{P=}$  Photo generated current,

and T is Kelvin temperature.

The photo current and dark current cause a change in the charge on capacitor  $\Delta Q = C\Delta V$  or  $\Delta Q = nq = i\Delta t$ . (3-14)

$$I_{sn} \times \Delta t = nq$$

$$I_{sn} = \frac{nq}{\Delta t} = \frac{C \cdot \Delta V}{t} = \frac{26 \times 10^{-15} \times 0.6}{10^{-6}} = 15.6 \times 10^{-9}$$

$$\frac{i_{sn}^2}{\Delta f} = 2qI_{sn} = 0.5 \times 10^{-27}$$

Where  $C=26x10^{-15}$  [8] and t is the period of readout mode (assuming read out frequency is 1MHz).

Flicker Noise can be calculated by equation (3-15) [17], which W, L,  $g_m$  and  $g_{mbs}$  may be extracted from the electrical parameters [10].

$$(i_N)^2 / \Delta f = \frac{1}{f} \frac{KF}{2C_{ox}WLK} = \frac{1}{f} \frac{KF}{2C_{ox}WL\mu C_{ox}} = \frac{1}{f} \frac{KF}{2C_{ox}WL\frac{8m}{\rho_{cont}}C_{ox}}$$
(3-15)

Parameters K for P channel and N channel transistors are different in the technology used; for example  $K_P=0.5\times10^{-23}$  and  $K_N=10^{-23}$  in 0.6  $\mu m$  CMOS technology, also  $C_{ox}$  is capacitance per unit area of the gate oxide ( $Farad/cm^2$ ). All noises were calculated at a frequency of 10 MHz.

#### 3-8 Small Signal Model for C.M. APS in Direct Mode

APS circuit was run in Cadence and set the desirable DC operating points for each components, electrical parameters (such as transconductances, capacitances, voltages, currents, etc) corresponding to different bias condition and device geometric can be obtained. These values can be used to calculate the power spectral density noise for each transistor. The DC operating points for C.M. APS in Direct Mode are displayed in Table 3-2. For a complete list of DC operating points, see Appendix D.

	$V_{gs}(V)$	$V_{ds}(V)$	W (µm)	L (µm)	I <sub>d</sub> (μA)	$V_T(V)$
Reset	-1.4	0.56	0.8	0.35	0	0.50
Amp	1.4	1.963	0.8	0.35	2.1	0.42
Read	1.18	0.11	0.8	3.6	2.1	0.65
T <sub>4</sub>	-1.22	-1.22	8.0	0.35	-2.13	-0.59
<i>T</i> <sub>5</sub>	-1.22	-3.23	10	0.35	-70.42	-0.47

Table 3- 2: DC operation points for C.M. APS in Direct Mode

An AC equivalent circuit and Small Signal model of C.M. APS is shown in Figure 3-5 and Figure 3-6. The Small Signal equivalent circuit of the circuit is shown in the read out mode, i.e. gate of transistor  $T_1$  is grounded, gate of transistor  $T_3$  is connected to  $V_{cc}$ , which in AC equivalent circuit is grounded. The analytical expression for the total noise of the read out mode obtained from the small signal equivalent circuit of the CMOS transistor was developed. The various parameters of the small signal model are all related to the large signal




Figure 3- 5: AC equivalent circuit of Figure 2-7 - C.M. APS in Direct Mode series with current mirror




Figure 3- 6: Small Signal Circuit of Figure 3-5 - C.M. APS in Direct Mode series with current mirror

model parameters and DC variables, e.g.  $g_{bd}$  and  $g_{bs}$  are conductance for the bulk to drain and bulk to source junctions. Since these junctions are normally

reverse biased, the conductance is very small. For simplification, the small parameters are deemed negligible to the larger parameters; for instance  $g_{mbs}$ , transconductance of bulk source, is much smaller than transconductance of the CMOS,  $g_{m}$ .

It should be noted that noise was determined in the steady state condition only. During normal CMOS active pixel sensor operating the signal and the noise levels reach their stationary or equilibrium level at the sampling instant. In other words, the signal and noise transients no longer vary.

A nodal analysis in the frequency domain  $\omega=2\pi f$  leads us to find the relation for the output noise level. By using nodal analyses, the following small signal equivalent circuit was obtained.

$$i_{N1} - g_{m1}V_s + (V_2 - V_s)g_{d1} - SCV_s = 0 (3-16)$$

$$V_2 \cdot g_{d2} + i_{n2} + g_{m2} \cdot V_s + V_s \cdot Sc + g_{m3} V_2 + g_{mb3} V_2 + i_{n3} + (V_2 - V_3) g_{d3} = 0$$
(3-17)

$$g_{m4}V_3 + i_{n4} + V_3 g_{d4} = -g_{m3}V_2 - i_{n3} + (V_3 - V_2)g_{d3} = 0$$
 (3-18)

$$g_{m5}V_3 + g_{mb5}V_3 + i_{n5} + V_{out}(g_{d5} + g_L) = 0 (3-19)$$

$$V_{out} = X_1 \cdot i_{N1} + X_2 \cdot i_{N2} + X_3 \cdot i_{N3} + X_4 \cdot i_{N4} + X_5 \cdot i_{N5}$$
(3-20)

Where  $i_{N1}$   $i_{N2}$ ,  $i_{N3}$ ,  $i_{N4}$  and  $i_{N5}$  are the un-correlated random inputs of a linear system having  $V_N$  as output the total Power Spectral Density of the circuit is given by:

$$S_{N} = \left| X_{i}(\omega) \right|^{2} . S_{iN} = \left| X_{1}(\omega) \right|^{2} . S_{iN1} + \left| X_{2}(\omega) \right|^{2} . S_{iN2} + \left| X_{3}(\omega) \right|^{2} . S_{iN3} + \left| X_{4}(\omega) \right|^{2} . S_{iN4} + \left| X_{5}(\omega) \right|^{2} . S_{iN5}$$
(3-21)

Where:

$$\begin{split} X_1 &= \frac{g_{m5} + g_{mb5}}{g_{d5}} f_1; X_2 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_2; X_3 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_3; \\ X_4 &= \frac{g_{m5} + g_{mb5}}{g_{d5}} f_4; X_5 = \frac{1}{g_{d5} + g_L} \end{split}$$

For a detailed derivation see Appendix A.

Since we have obtained the total spectral density of the APS circuit, we need the electrical parameters of each component to calculate the output voltage noise. This information was obtained from the SpectreS models. In order to obtain the output noise, the circuit was simulated with SpectreS models in Cadence. After reset noise the major noise concern for an APS circuit is when it is in read out mode, since the propagation of the signal from input to output is crucial. To observe this operation, transistor  $T_1$  was off, transistor  $T_3$  was in linear region (active mode), and transistors  $T_2$ ,  $T_4$  and  $T_5$  were in saturation region. The circuit was simulated in  $0.35\mu m$  CMOS (CMOSP35) technology.  $V_{cc}$  was 1.65 and  $V_{ss}$  was -1.65 to ground. Since transistor  $T_1$  was off, it did not affect the readout circuit noise. The photo sensor was replaced with a capacitor which its voltage was increasing toward the forward diode voltage responding photon interaction.

As mentioned previously, the sense node voltage (voltage gate of  $T_2$ ) depends on the DC operation of circuit during reset. The voltage at the gate of  $T_2$  adjusts itself to the current that flows to  $T_2$  via  $T_3$  and  $T_4$ .

The sense node voltage was varied from reverse to forward depending on the number of photon interacting with the photo sensor and depletion layer capacitance. The photo sensor is simulated by a capacitor in parallel with a voltage source, where the voltage on the capacitor was varied over time. This specified time was a read out period,  $1\mu s$ . The output load was  $1k\Omega$  to obtain the lowest possible noise, and so that the output current can be driven off chip by the resistor. The resistor noise was calculated separately.




Figure 3-7: C.M. APS in Direct Mode simulated in Cadence

To minimize the charging time on the drive side, the current mirror transistors were given a large W and a small L to provide a high transconductance at the output. The aspect ratio and DC bias voltages were chosen to obtain the desired operating points. C.M. APS in Direct Mode is simulated in Cadence as shown in Figure 3-7.

Since every  $1\mu s$  the photo sensor is read, the period of signal is  $1\mu s$ . The noise bandwidth of the circuit measured in Cadence was 87MHz ( $\Delta f=87MHz$ ).

#### 3-9 Noise Transfer Function of APS

The output PSD of the circuit was obtained by extracting the electrical parameters for the circuit after simulation. The electrical parameters for the above APS circuit were printed out in Cadence and are presented in Appendix D.

The operating frequency was *f*<100 *MHz*, neglecting the parasitic capacitors the transconductance of photo sensor obtained:

$$Y_c = \frac{1}{X_c} = 2\pi fC = 2\pi \times 85 \times 10^6 \times 26 \times 10^{-15} = 13.8\mu$$
 (3-22)

The transfer functions were calculated from the electrical parameters. These transfer functions are difficult to handle analytically, unless simplifying them by doing some very reasonably assumption and calculations. Using the multiplication factors of the transfer function in Appendix A and B, we obtain:

$$S_{V_{out}} = \left(\frac{1}{364\mu}\right)^2 S_{iN1} + \left(\frac{1}{40.63\mu}\right)^2 S_{iN2} + \left(\frac{1}{2694.8\mu}\right)^2 S_{iN3} + \left(\frac{1}{43.61\mu}\right)^2 S_{iN4} + \left(\frac{1}{1015\mu}\right)^2 S_{iN5}$$
(3-23)

#### 3-10 Output Current Noise of C.M CMOS APS in Direct Mode

In order to calculate output PSD noise,  $S_{VN}$ , the PSD of each corresponding input component ( $S_{iN1}$ ,  $S_{iN2}$ ,  $S_{iN3}$ ,  $S_{iN4}$ ,  $S_{iN5}$  and  $S_{iNRload}$ ), are constant for white noise and inversely proportional to the frequency for the Flicker Noise, are calculated.

Transistor  $T_2$  operates in saturation region, transistor  $T_3$  operates in linear region, transistor  $T_4$  operates in saturation region and transistor  $T_5$  operates in saturation region and also bring the current noise of the load resistor into account, the output PSD of each component is demonstrated in Table 3-3 (for details, see appendix B).

If we exclude the noise of load resistor, the total active components noise becomes:

$$S_{V_{Total}} = S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} = (0 + 218 + 0.04 + 101 + 4.53) \times 10^{-18} = 324 \times 10^{-18} V^2 / Hz$$

The contribution of each signal noise to form the total PSD noise is calculated in Table 3-4.

If we add the load resistance noise (16a $V^2/Hz$ ) to active component noise (324 $aV^2/Hz$ ) the total output PSD noise becomes 340 $aV^2/Hz$ .

Source	PSD (A <sup>2</sup> /Hz)
$S_{iN1}$	3.07x10 <sup>-36</sup>
$S_{iN2}$	3.6x10 <sup>-25</sup>
S <sub>iN3</sub>	3.05x10 <sup>-25</sup>
S <sub>iN4</sub>	1.92x10 <sup>-25</sup>
$S_{iN5}$	4.67x10 <sup>-24</sup>
S <sub>iNRload</sub>	1.65x10 <sup>-23</sup>

Source	PSD (V <sup>2</sup> /Hz)
$S_{v1}$	0
$S_{v2}$	218.12×10 <sup>-18</sup>
$S_{v3}$	0.04×10 <sup>-18</sup>
$S_{v4}$	101×10 <sup>-18</sup>
$S_{v5}$	4.53×10 <sup>-18</sup>
$S_{vRload}$	1.60×10 <sup>-17</sup>

b)

a)

Table 3- 3: a) input b) output - PSD noise of C.M. APS in Direct Mode

Source	$S_{V1}$	$S_{V2}$	$S_{V3}$	$S_{V4}$	$S_{V5}$
Contribution %	0	67.35	0.01	31.24	1.4

Table 3- 4: Contribution of each component in total PSD noise in Direct Mode

The output noise waveform plotted by Cadence in Figure 3-8 shows that the total out put PSD noise of APS circuit in Direct Mode is  $327aV^2/Hz$ .

Signal waveforms, frequency response, transient response and noise response of APS in Direct Mode plotted by Cadence in Appendix C. The noise bandwidth was 87MHz, total output noise at  $V_2$  was  $1.75fV^2/Hz$ , and output spectral noise density at  $V_1$  was  $4.07fV^2/Hz$ . Gain of the circuit at sense node was 1, and at  $V_1$  was 2.85.




Figure 3-8: Total output PSD noise of C.M. APS in Direct Mode

#### 3-11 Small Signal Model for C.M. APS in Difference Mode

Another approach to read out of the output pixel current is to use a current source to inject current to drain of select transistor,  $T_3$ . Then the difference of  $I_{rel}$ - $I_{pix}$ , is steered to NMOS current mirror. An AC equivalent circuit of the C.M. APS and its small signal circuits in Difference Mode are shown in Figure 3-9 and Figure 3-10. This Small Signal equivalent circuit of the circuit is shown in the read out mode, i.e. gate of transistor  $T_1$  and  $T_4$  is grounded, gate of transistor  $T_3$  is connected to  $V_{cc}$ , which in AC equivalent circuit is grounded. The analytical expression for the total noise of the read out mode obtained from the small signal equivalent circuit of the CMOS transistor was developed. The various parameters of the small signal model are all related to the large signal model parameters and DC variables, e.g.  $g_{bd}$  and  $g_{bs}$  are conductance for the bulk to drain and bulk to source junctions. Since these junctions are normally reverse biased, the conductance is very small. For simplification, the small parameters are deemed negligible to the larger parameters; for instance  $g_{mbs}$ , transconductance of bulk source, is much smaller than transconductance of the CMOS,  $g_m$ .

A nodal analysis in the frequency domain  $\omega=2\pi f$  leads us to find the relation for the output noise level.




Figure 3- 9: AC equivalent circuit of Figure 2-8 - C.M. APS in Difference Mode series with a current mirror.




Figure 3- 10: Small Signal circuit of Figure 3-9 - C.M. APS in Difference Mode series with a current mirror.

Using nodal analyses, following small signal equivalent circuit for noise was obtained:

$$i_{N1} - g_{m1}V_{s} + (V_{2} - V_{s})g_{d1} - SCV_{s} = 0$$
(3-24)

$$V_{2}.g_{d2} + i_{N2} + g_{m2}.V_{s} + V_{s}.Sc + g_{m3}V_{2} + g_{mb3}V_{2} + i_{N3} + (V_{2} - V_{3})g_{d3} = 0$$
(3-25)

$$g_{m6}V_3 + g_{mb6}V_3 + V_{out}(g_{d5} + g_L) + i_{n6} = 0 (3-26)$$

$$g_{m6}V_3 + g_{mb6}V_3 + V_{out}(g_{d5} + g_L) + i_{n6} = 0 ag{3-27}$$

$$V_{out} = X_1 \cdot i_{N1} + X_2 \cdot i_{N2} + X_3 \cdot i_{N3} + X_4 \cdot i_{N4} + X_5 \cdot i_{N5} + X_6 \cdot i_{N6}$$
(3-28)

For a detailed derivation see Appendix A.

As  $i_{N1}$ ,  $i_{N2}$ ,  $i_{N3}$ ,  $i_{N4}$ ,  $i_{N5}$  and  $i_{N6}$  are the un-correlated random inputs of a linear system having  $V_N$  as output voltage noise the total output APS noise in Difference Mode circuit is given by:

$$S_{VN} = |X_{i}(\omega)|^{2}.S_{iN1} = |X_{1}(\omega)|^{2}.S_{iN1} + |X_{2}(\omega)|^{2}.S_{iN2} + |X_{3}(\omega)|^{2}.S_{iN3} + |X_{4}(\omega)|^{2}.S_{iN4} + |X_{5}(\omega)|^{2}.S_{iN5} + |X_{6}(\omega)|^{2}.S_{iN6}$$
(3-29)

The total spectral density of the circuit was simulated to determine the electrical parameters. C.M. APS in Difference Mode is simulated in Cadence and displayed in Figure 3-11.

The electrical parameters determined during simulation as shwon in Table 3-5. The DC operating points are displayed in Table 3-5. For a complete list of DC operating points, see Appendix D.




Figure 3- 11: C.M. APS simulated in Cadence in Difference Mode

	$V_{gs}(V)$	$V_{ds}(V)$	W (µm)	L (µm)	Ι <sub>σ</sub> (μ Α)	$V_T(V)$
Reset	-1.4	0.64	0.80	0.35	0	0.54
Amp	1.4	2.04	0.80	0.35	2.15	0.42
Read	1.10	0.15	0.80	3.50	2.15	0.62
T <sub>4</sub>	1.10	0.18	0.8	3.5	100	0.70
T <sub>5</sub>	2.19	2.19	0.80	0.35	97.84	0.42
T <sub>6</sub>	2.19	1.96	10.00	0.35	0.41	0.41

Table 3- 5: A typical DC operation points for C.M. APS in Difference Mode

Using these electrical parameters and using the same methods to calculate the transfer function of the system, we obtain the following equation:

$$\begin{split} S_{V_{out}} &= \left(\frac{1}{361\mu}\right)^2 S_{iN1} + \left(\frac{1}{77.12\mu}\right)^2 S_{iN2} + \left(\frac{1}{4.73m}\right)^2 S_{iN3} + \left(\frac{1}{445m}\right)^2 S_{iN4} + \\ &+ \left(\frac{1}{961\mu}\right)^2 S_{iN5} + \left(\frac{1}{1073\mu}\right)^2 S_{iN6} \end{split}$$

In order to calculate the output PSD noise,  $S_{VN}$ , the PSD of each corresponding input component ( $S_{iN1}$ ,  $S_{iN2}$ ,  $S_{iN3}$ ,  $S_{iN4}$ ,  $S_{iN5}$ ,  $S_{iN6}$  and  $S_{iNRload}$ , which are constant for white noise and inversely proportional to the frequency for the Flicker Noise, was calculated.

Transistor  $T_2$  operates in saturation region, transistor  $T_3$  and  $T_4$  operate in linear region, transistor  $T_5$  and transistor  $T_6$  operate in saturation region and also bring the current noise of the load resistor into account, the output PSD noise of each component is demonstrated in Table 3-6 (for more details see appendix B). Total output PSD noise of the circuit excluding load resistance noise is:

$$S_{V_{Total}} = S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} + S_{V6} = (0 + 61.2 + 0.01 + 0.00021 + 225 + 21.8) \times 10^{-18} = 307 \times 10^{-18} V^2 / Hz$$

The contribution of each signal noise to form the total PSD noise is calculated in Table 3-7.

If we add the load resistance noise  $(14.3aV^2/Hz)$  to active components' noise  $(307aV^2/Hz)$  the total output PSD noise becomes  $321.3aV^2/Hz$ 

$$S_{V_{Total}} = S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} + S_{V6} + S_{VRLoad} =$$
  
= 307 × 10<sup>-18</sup> + 14.3 × 10<sup>-18</sup> = 321 × 10<sup>-18</sup> V<sup>2</sup> / Hz

The output noise waveform plotted by Cadence shows that the total output PSD noise of APS in Difference Mode is  $301.3aV^2/Hz$  (as shown in Figure 3-12). Signal waveforms, frequency response, transient response and noise response, of APS in Difference Mode plotted by Cadence are shown in Appendix C. The noise bandwidth was 98MHz, total out put noise at  $V_2$  was  $71aV^2/Hz$  and output

spectral noise density at  $V_1$  was  $2.2fV^2/H_z$ . The voltage gain of circuit at the sense node was 1, at  $V_1$  was 2, and at  $V_{difference}$  was 0.4.

Source	PSD (A <sup>2</sup> /Hz)
S <sub>iN1</sub>	$3.07 \times 10^{-36}$
S <sub>iN2</sub>	3.64×10 <sup>-25</sup>
S <sub>iN3</sub>	2.35×10 <sup>-25</sup>
S <sub>iN4</sub>	4.25×10 <sup>-24</sup>
S <sub>iN5</sub>	1.87×10 <sup>-24</sup>
S <sub>iN6</sub>	2.15×10 <sup>-23</sup>
SiNRload	$1.65 \times 10^{-23}$

a)

Source	PSD (V <sup>2</sup> /Hz)
$S_{v1}$	0
$S_{v2}$	61.2×10 <sup>-18</sup>
$S_{v3}$	1.05×10 <sup>-20</sup>
$S_{v4}$	2.1×10 <sup>-23</sup>
$S_{v5}$	2.25×10 <sup>-16</sup>
$S_{v6}$	1.87×10 <sup>-17</sup>
$S_{vRload}$	1.43×10 <sup>-17</sup>

b)

Table 3- 6: a) input b) output- PSD noise of C.M. APS in Difference Mode

Source	$S_{V1}$	$S_{V2}$	$S_{V3}$	$S_{V4}$	$S_{V5}$	$S_{V6}$
Contribution %	0	20.17	0	0	73.7	6.1

Table 3- 7 Contribution of each component in total PSD noise in Difference Mode




Figure 3- 12: Total output PSD noise of C.M. APS in Difference Mode

#### 3-12 Noise Results Summary

The total noise for the circuit obtained from Cadence in Direct Mode was  $327aV^2/Hz$ . The noise measure includes resistor noise. The resistor noise was determined through calculation,  $16aV^2/Hz$ , and added to the other APS noise sources,  $324aV^2/Hz$ , and obtained a value of  $340aV^2/Hz$ . This result is close to the simulated waveform obtained in Cadence. There is a less than a 4% difference between the calculation and Cadence results. Note that the formula considered the small signal parameters as negligible as compared to large signal values. These discrepancies accounted for the variation.

As we expected, transistor  $T_2$  is the major generator of noise (67.3% of the total noises) followed by  $T_4$  and  $T_5$ , because these devices all operated in the saturation region. The second largest noise source is  $T_5$ , which was the first transistor of the current mirror. Transistor  $T_1$  (which operates in the cut off region) and  $T_3$  (which operates in the linear region) do not contribute significant noise to the system, and their cumulative contribution can be approximated to be zero.

Revisiting the AC response of the system and moving backward from  $V_{direct}$  to  $V_1$ , we see the de-amplification of signal to 25% of its original value- from 2.82 to 0.72. This means the noise created by  $T_2$  also degraded while crossing other active components. Also output noise plotted at  $V_1$ ,  $V_2$  and  $V_{direct}$ , noise changes

from 4 to 2 and to 0.7 respectively. This confirms by itself that transistor  $T_2$  has the largest noise contribution. The bandwidth of the circuit is 87MHz.

Assuming the signal level at  $V_{sense}$  is 1; the signal level was amplified by a factor of 2.8 by transistor  $T_2$ , and de-amplified to 1.75 at  $V_2$ . It is then again deamplified to 0.72 at output,  $V_{direct}$ . These signals are plotted in Appendix C.  $V_{sense}$  drops from -250mV to -320mV (towards forward bias) within the  $1~\mu s$  period of time. The signal at  $V_1$  starts to increase from 310mV to 470mV. It decreases from 410mV to 530mV at  $V_2$ , and at  $V_{direct}$  it drops from -1.5mV to -1.62mV.

Voltage signal, voltage noise, voltage signal gain and voltage noise gain of CM CMOS APS is brought in table 3-8.

		V.	V <sub>1</sub>	V <sub>2</sub>	V <sub>out</sub>	V <sub>out</sub> /V <sub>s</sub> Gain	V <sub>out</sub> /V <sub>1</sub> Gain	V <sub>out</sub> /V <sub>2</sub>	V₂ /V• Gain	Noise BW MHz
Direct Mode	Signal Noise	1 V X=2.18 f V <sup>2</sup> /Hz	2.8 V 4.05 <i>f</i> V <sup>2</sup> /Hz	1.75 V 1.750f V <sup>2</sup> /Hz	0.7 V 327 <i>a</i> V²/Hz	0.7	0.25	0.4	1.75	87
Difference mode	Signal	1 V	1.92 V	0.182 V	0.34 V	0.34	0.18	1.87	0.18	97
	Noise	X=1.21 f V <sup>2</sup> /Hz	2.22 <i>f</i> V²/Hz	71 <i>a</i> V²/Hz	301 <i>a</i> V²/Hz	0.24	0.13	4.23	0.03	

Table 3-8: Signal and noise performance for C.M. APS

The width and length for the transistors in Direct Mode and Difference Mode were chosen to be the same value in order to have a better compare of their overall circuit performance. The goal was not to optimize the noise performance of the circuit or to amplify the signal level, but to analyze and calculate both modes of the circuit.

In Difference Mode we have an extra component that works in the linear region, and does not add a significant noise to the system. Consequently, it is not expected to have too much of a difference in total output noise. Also transistor  $T_4$  and  $T_5$  were changed from P-channel to N-channel which inherently creates more noise due to the fabrication process [4].

In Difference Mode, transistors  $T_1$ , (which works in the cut off region)  $T_3$  and  $T_4$ , (which work in the linear region), do not generate significant noise to the system, and their contribution is approximately zero. Transistors  $T_2$ ,  $T_5$  and  $T_6$  are the major noise sources, as they operate in the saturation region.

The total noise is calculated to be  $321aV^2/Hz$ , and it is 2.3% less than what we calculated in Direct Mode,  $327aV^2/Hz$ . Total noise obtained in Cadence was  $301aV^2/Hz$ , which is 6.5% less than the noise obtained from Cadence in Direct Mode,  $321 aV^2/Hz$ . Signal level and AC response of the circuits were plotted by Cadence and displayed in Appendix C. In Difference Mode, the bandwidth of the system is a bit more than direct mode and changed form 87MHz to 97MHz.

In Difference Mode, the noise generated at  $V_1$  is almost half that of the noise in Direct Mode, as it changes from  $4fV^2/Hz$  to  $2.2fV^2/Hz$ . This is because  $T_3$  is parallel to transconductance of the new transistor  $T_4$ , and the  $H_2(\omega)$  drops from  $1/40\mu$  (in Direct Mode) to  $1/77\mu$  (in Difference Mode) and noise voltage gain was decreased.

In Direct Mode total output noise obtained in Cadence is  $321aV^2/Hz$  and with signal noise gain 0.15, input noise becomes  $2.18fV^2/Hz$ . It is sensitivity of this APS. Other words the minimum signal level that APS can detect at sense node is 2.18f and the input signal should be more than that. In Difference Mode the total output noise obtained in Cadence was  $311aV^2/Hz$  and with signal noise gain 0.13, input noise became  $2.31fV^2/Hz$ . Other words the minimum signal level that APS can be detected at sense node was  $2.31fV^2/Hz$ , and the input signal should be more than that. It means the total output noise of Difference Mode was less than Direct Mode, and the sensitivity of Difference Mode was more than Direct Mode.

## 3-13 Power Consumption

Power consumption of the circuit in Direct Mode measured by Cadence was 245.9mW, and in Difference Mode was 245.8mW.

# CHAPTER FOUR CONCLUSION AND SUMMARY

Current Mediated APS offers the advantages of compact size, simple operation, and low power supply and threshold voltage, but their performance is limited by noise due to their sensitivity to mismatches in device threshold voltage. These features encourage designers to find a solution with these components, while seeking ways to overcome their disadvantages.

A C.M. APS can operate in two modes. These modes have been characterized and their performances were analyzed. Small signal analysis was used to calculate the total output noise C.M. APS and Contribution of each component in total output noise and sensitivity were calculated. Both circuit modes were simulated in Cadence and electrical parameters and signal waveforms were extracted. It was shown the largest noise source was transistor  $T_2$ . Bandwidth, signal gain and noise gain were also calculated.

The total output noise that was extracted from the theoretical analysis was not exactly identical to the Cadence simulation, because of the assumptions were made in the hand analysis. However, the figures for both were fairly close. One of the reasons for the discrepancy was the use of a fixed value of  $R_{ON}$  in Thermal Noise calculations  $((i_N)^2/\Delta f = 4KT/R_{ON})$ . It should also note that some circuit parameters (ex. parasitic capacitance) were not included in the analysis, creating some variation between the calculated and measured quantities. Power consumption for both circuits was almost identical.

The objective of this project was to analyze, calculate and compare the noise performance of both C.M. APS in Difference Mode and Direct Mode. We showed that the FPN is reduced in Difference Mode. Also voltage noise in Difference Mode at  $V_1$ ,  $V_2$  and  $V_{out}$  is less than Direct Mode for identical components. Although the C.M. APS design was not optimized in this project, it is possible to improve the gain and noise performance of the C.M APS by detailed circuit and layout design.

#### **APPENDICES**

#### Appendix A - Transfer Function of APS

For a C.M. APS in Direct Mode the small signal input equations are as below:

$$i_{N1} - g_{m1}V_s + (V_2 - V_s)g_{d1} - SCV_s = 0$$

$$V_{2} = \frac{g_{m1} + g_{d1} + SC}{g_{d1}} V_{S} + \frac{i_{N1}}{g_{d1}} \longrightarrow V_{S} = \frac{g_{d1}}{K_{2}} V_{2} + \frac{i_{N1}}{K_{2}} (1) Where : K_{2} = g_{m1} + g_{d1} + SC$$

$$V_3 = K_5 V_2 + \frac{i_{N4}}{K_3} + \frac{i_{N3}}{K_3}$$

$$V_{2} = \frac{g_{d3}}{K_{1}} \cdot V_{3} - \frac{g_{m2} + SC}{K_{1}} V_{S} + \frac{i_{n2}}{K_{1}} + \frac{i_{n3}}{K_{1}} (2) Where : K_{1} = g_{d2} + g_{m3} - g_{d3}.$$

$$K_4 = 1 + \frac{g_{m2} + SC}{g_{m3}} \times \frac{g_{d1}}{k2}$$

$$V_2 \cdot g_{d2} + i_{n2} + g_{m2} \cdot V_s + V_s \cdot Sc + g_{m3} V_2 + g_{mb3} V_2 + i_{n3} + (V_2 - V_3) g_{d3} = 0$$

$$2 \xrightarrow{1} V_2 = -\frac{g_{m2} + SC}{g_{m3}} \left( \frac{g_{d1}}{k_2} V_2 + \frac{i_{N1}}{k_2} \right) + \frac{i_{n2}}{k_1} + \frac{i_{n3}}{k_1} + \frac{g_{d3}}{k_1}$$

$$V_3 \longrightarrow V_2 = A.i_{N_1} + B.i_{N_2} + C.i_{N_3} + DV_3(5)$$

Using (1) in (2), we obtain the relation between  $V_2$  verses  $V_3$ .

$$V_2(g_{d2} + g_{m3} + g_{mb3} - g_{d3}) + i_{n2} + i_{n3} - V_3 g_{d3} + V_s (SC + g_{m2}) = 0$$

$$A = -\frac{g_{m2} + SC}{g_{m3}} \times \frac{1}{K_1 K_4} B = \frac{1}{K_2 K_4} + C = \frac{1}{K_1 K_4}; D = \frac{g_{d3}}{K_1 K_4}$$

$$V_3(g_{m4} + g_{d4} + g_{d3}) + i_{N4} = V_2(-g_{m3} - g_{d3}) + i_{N3}$$

$$V_3 = -\frac{g_{m3} + g_{d3}}{g_{m4} + g_{d4} + g_{d3}} V_2 + \frac{i_{N4} + i_{N3}}{g_{m4} + g_{d4} + g_{d3}}$$

$$3 \xrightarrow{5} V_3 = K_5 (Ai_{N1} + Bi_{N2} + Ci_{N3} + DV_3) + \frac{i_{N4}}{K_3} + \frac{i_{N3}}{K_3} (6)$$

$$Where.K_3 = g_{m4} + g_{d4} + g_{d3}$$

$$K_5 = -\frac{g_{m3} + g_{d3}}{g_{m4} + g_{d4} + g_{d3}}$$

$$V_3(1-K_5D) = K_5Ai_{N1} + K_5Bi_{N2} + K_5Ci_{N3} + \frac{i_{N4}}{K_3} + \frac{i_{N3}}{K_3}$$

$$f_1 = \frac{K_5 A}{(1 - K_5 D)}; f_2 \frac{K_5 B}{(1 - K_5 D)}; f_3 = \frac{K_5 C - \frac{1}{K_3}}{(1 - K_5 D)}; f_4 = \frac{1}{(1 - K_5 D)K_3}$$

$$V_3 = f_1 i_{N1} + f_2 i_{N2} + f_3 i_{N3} + f_4 i_{N4}$$
 (7)

$$g_{m5}V_3 + g_{mb5}V_3 + g_{d5}V_{out} + i_{n5} = 0(8)$$

By placing (7) in (8), we get:

$$V_{out} = \frac{i_{n5}}{g_{d5}} + \frac{(g_{m5} + g_{mb5})}{g_{d5}} V_3 = \frac{i_{n5}}{g_{d5}} + \frac{(g_{m5} + g_{mb5})}{g_{d5}} (f_1 i_{N1} + f_2 i_{N2} + f_3 i_{N3} + f_4 i_{N4})$$

$$V_{out} = X_1 i_{N1} + X_2 i_{N2} + X_3 i_{N3} + X_4 i_{N4} + X_5 i_{N5}$$

Where:

$$X_1 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_1; X_2 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_2; X_3 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_3$$

$$X_4 = \frac{g_{m5} + g_{mb5}}{g_{d5}} f_4; X_5 = \frac{1}{g_{d5} + g_L}$$

Since  $g_{d5}$  is  $15\mu$  and  $g_L$  is equal to  $1000\mu$ , the transconductance was obtained:

$$X_5 = \frac{1}{g_{d5} + g_L} = \frac{1}{1015\mu}$$

By calculating all multiplication factors, we obtain:

$$S_{V_{out}} = \left(\frac{1}{364\mu}\right)^2 S_{iN1} + \left(\frac{1}{40.75\mu}\right)^2 S_{iN2} + \left(\frac{1}{2694\mu}\right)^2 S_{iN3} + \left(\frac{1}{43.61\mu}\right)^2 S_{iN4} + \left(\frac{1}{1015\mu}\right)^2 S_{iN5}$$

As  $i_{N1}$ ,  $i_{N2}$ ,  $i_{N3}$ ,  $i_{N4}$ ,  $i_{N5}$ , and  $i_{N6}$  are the un-correlated random inputs of a linear system having  $V_N$  as output, the total spectral density of our circuit is given by:

$$S_{N} = \left| X (\omega) \right|^{2} . S_{iN} = \left| X_{1}(\omega) \right|^{2} . S_{iN1} + \left| X_{2}(\omega) \right|^{2} . S_{iN2} + \left| X_{3}(\omega) \right|^{2} . S_{iN3} + \left| X_{4}(\omega) \right|^{2} . S_{iN4} + \left| X_{5}(\omega) \right|^{2} . S_{iN5}$$

The same method leads us to calculate the out put power spectral density noise for Current Mediated APS in Difference Mode:

$$i_{N1} - g_{m1}V_s + (V_2 - V_s)g_{d1} - SCV_s = 0$$

$$V_2 = \frac{g_{m1} + g_{d1} + SC}{g_{d1}} V_S + \frac{i_{N1}}{g_{d1}} & V_S = \frac{g_{d1}}{K_2} V_2 + \frac{i_{N1}}{K_2}$$

$$Where K_2 = g_{m1} + g_{d1} + SC$$

$$V_2(g_{d2} + g_{m3} + g_{mb3} - g_{d3}) + i_{n2} + i_{n3} - V_3 g_{d3} + V_s (SC + g_{m2}) = 0$$

$$V_2 \cdot g_{d2} + i_{n2} + g_{m2} \cdot V_s + V_s \cdot Sc + g_{m3} V_2 + g_{mb3} V_2 + i_{n3} + (V_2 - V_3) g_{d3} = 0$$

$$V_2 = \frac{g_{d3}}{K_1} \cdot V_3 - \frac{g_{m2} + SC}{K_1} V_S + \frac{i_{n2}}{K_1} + \frac{i_{n3}}{K_1} (2) Where \cdot K_1 = g_{d2} + g_{m3} - g_{d3}$$

$$2 \xrightarrow{1} V_2 = -\frac{g_{m2} + SC}{g_{m3}} (\frac{g_{d1}}{K_2} V_2 + \frac{i_{N1}}{K_2}) + \frac{i_{n2}}{K_2} + \frac{i_{n3}}{K_1} + \frac{g_{d3}}{K_1}$$

$$V_3 \longrightarrow V_2 = A.i_{N1} + B.i_{N2} + C.i_{N3} + DV_3$$

$$K_4 = 1 + \frac{g_{m2} + SC}{g_{m3}} \times \frac{g_{d1}}{K_1}$$

$$V_3(g_{m4} + g_{d4} + g_{d3} + g_{d5}) + i_{N4} + i_{N5} + V_2(-g_{m3} - g_{d3}) + i_{N3} = 0$$

$$A = -\frac{g_{m2} + SC}{g_{m3}} \times \frac{1}{K_4 K} B = \frac{1}{K_4 K} + C = \frac{1}{K_4 K}; D = \frac{g_{d3}}{K_4 K_1}$$

$$V_3 = \frac{g_{m3} + g_{d3}}{g_{m4} + g_{d4} + g_{d3} + g_{d5}} V_2 + \frac{i_{N4} + i_{N5} + i_{N3}}{g_{m4} + g_{d4} + g_{d3} + g_{d5}}$$

Where 
$$K_3 = g_{m4} + g_{d4} + g_{d3} + g_{d5}$$

$$K_5 = -\frac{g_{m3} + g_{d3}}{g_{m4} + g_{d4} + g_{d3}}$$

$$V_3 = K_5 \cdot V_2 + \frac{i_{N4}}{K_3} + \frac{i_{N3}}{K_3}$$

$$g_{m6}V_3 + g_{mh6}V_3 + g_{d5}V_{out} + i_{n6} = 0$$

$$V_{out} = X_{1}.i_{N1} + X_{2}.i_{N2} + X_{3}.i_{N3} + X_{4}.i_{N4} + X_{5}.i_{N5} + X_{6}.i_{N6}$$

#### Appendix B - Power Spectral Density in Direct Mode and Difference Mode

In order to calculate the output noise, the output current noise of each component was calculated.

Transistor  $T_1$  turns off in read out mode:

$$S_{iN1} = (i_{N1})^2 / \Delta f = 4KT / R$$

$$S_{in1} = (i_{N1})^2 / \Delta f = 4 \times 1.38 \times 10^{-23} \times 300 / 5.39Y = 3.07 \times 10^{-36}$$

Transistor  $T_2$  operated in saturation region the output current noise was:

$$S_{iN2} = (i_{N2})^2 / \Delta f = 4KT / (3/2g_{m2})$$

$$(i_{N2})^2 / \Delta f = 8 \times 1.38 \times 10^{-23} \times 300 \times 32.78 \times 10^{-6} / 3 = 3.6 \times 10^{-25}$$

Transistor  $T_3$  operated in linear region and the output current noise was:

$$S_{iN3} = (i_{N3})^2 / \Delta f = 4KT / R$$

$$(i_{N3})^2 / \Delta f = 4 \times 1.38 \times 10^{-23} \times 300 / 54.3 K = 3.05 \times 10^{-25}$$

Transistor  $T_4$  was in saturation region:

$$S_{iN4} = (i_{N4})^2 / \Delta f = 4KT / (\frac{3}{2g_{m4}}) + K \frac{I^a}{f^b}$$

$$(i_{N4})^2 / \Delta f = 8 \times 1.38 \times 10^{-23} \times 300 \times 17.64 u / 3 = 1.92 \times 10^{-25}$$

Transistor  $T_5$  was in saturation region:

$$S_{iN5} = (i_{N5})^2 / \Delta f = 4KT / (\frac{3}{2gm_5}) + K \frac{I^a}{f^b}$$

$$(i_{N5})^2 / \Delta f = 8 \times 1.38 \times 10^{-23} \times 300 \times 425.3 u / 3 = 4.67 \times 10^{-24}$$

Current noise of the load resistor was calculated to be:

$$(i_{NRLoad})^2 / \Delta f = 4KT / R = 4KT / 1K = 1.65 \times 10^{-23}$$

We have:

$$\begin{split} S_{V_{out}} &= \left(\frac{1}{364\mu}\right)^2 S_{iN1} + \left(\frac{1}{40.63\mu}\right)^2 S_{iN2} + \left(\frac{1}{2694.8\mu}\right)^2 S_{iN3} + \left(\frac{1}{43.61\mu}\right)^2 S_{iN4} \\ &+ \left(\frac{1}{1015\mu}\right)^2 S_{iN5} \end{split}$$

From the output current noise, the total output Power Spectral Density was:

$$\begin{split} S_{V1} &= \left(\frac{1}{364u}\right)^2 Si_{N1} = \sim 0 \\ S_{V2} &= \left(\frac{1}{40.63u}\right)^2 Si_{N2} = \frac{3.60 \times 10^{-25}}{(40.63u)^2} = 218.12 \times 10^{-18} V^2 / Hz \\ S_{V3} &= \left(\frac{1}{2694u}\right)^2 Si_{N3} = \frac{3.05 \times 10^{-25}}{(2694u)^2} = 0.04 \times 10^{-18} V^2 / Hz \\ S_{V4} &= \left(\frac{1}{43.61u}\right)^2 Si_{N4} = \frac{1.92 \times 10^{-25}}{(43.61u)^2} = 1.01 \times 10^{-16} = 101 \times 10^{-18} V^2 / Hz \\ S_{V5} &= \left(\frac{1}{1015u}\right)^2 S_{iN5} = \frac{4.67 \times 10^{-25}}{(1015u)^2} = 4.53 \times 10^{-18} V^2 / Hz \\ S_{V_{Rload}} &= \left(\frac{1}{1015u}\right)^2 S_{iNRLoad} = \frac{1.65 \times 10^{-23}}{(1015u)^2} = 1.60 \times 10^{-17} V^2 / Hz \end{split}$$

If we exclude the noise of load resistor, total noise becomes:

$$S_{V_{Total}} = S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} =$$
  
=  $(0 + 218 + 0.04 + 101 + 4.53) \times 10^{-18} =$   
=  $324 \times 10^{-18} V^2 / H_Z$ 

Contribution of each signal noise to form the total noise PSD is calculated as follows:

$$S_{V1} = 0\%$$
.;  $S_{V2} = 67.3\%$ .;  $S_{V3} = 0.01\%$ .;  $S_{V4} = 31.2\%$ .;  $S_{V5} = 1.4\%$ 

The output noise waveform plotted by Cadence shows that the total out put noise Power Spectral Density of APS circuit is:

$$S_{V_{\text{out}}} = 327 \times 10^{-18} V^2 / Hz$$

This noise includes the load resistance noise.

Excluding the load resistance noise, the simulation gives us 327-16 = 301  $aV^2/Hz$ .

In Difference Mode the input current noise can be calculated as folow.

Transistor T<sub>1</sub> turns off in read out mode:

$$S_{iN1} = (i_{N1})^2 / \Delta f = 4KT / R$$

$$S_{iN1} = (i_{N1})^2 / \Delta f = 4 \times 1.38 \times 10^{-23} \times 300 / 5.39Y = 3.07 \times 10^{-36}$$

$$S_{iN2} = (i_{N2})^2 / \Delta f = \frac{4KT \times 2g_{m2}}{3} = 8 \times 1.38 \times 10^{-23} \times 300 \times 33.1 \times 10^{-6} / 3 = 3.64 \times 10^{-25}$$

$$S_{iN3} = (i_{N3})^2 / \Delta f = 4KT / R = 4 \times 1.38 \times 10^{-23} \times 300 / 70.16k = 2.35 \times 10^{-25}$$

$$S_{iN4} = (i_{N4})^2 / \Delta f = \frac{4KTx^2g_{m4}}{3} = \frac{4KTx^2}{3} \times 387.2u = 4.25 \times 10^{-24}$$

$$S_{iN5} = (i_{N5})^2 / \Delta f = \frac{4KTx^2g_{m5}}{3} = \frac{4KTx^2}{3} \times 170.5u = 1.87 \times 10^{-24}$$

$$S_{iN6} = (i_{N6})^2 / \Delta f = \frac{4KTx^2g_{m6}}{3} = \frac{4KTx^2}{3} \times 1.96m = 2.15 \times 10^{-23}$$

$$(i_{NRI coul})^2 / \Delta f = 4KT / R = 4KT / 1K = 1.65 \times 10^{-23}$$

Now the output Power Spectral Density of each corresponding input constant to white noise is calculated as below:

$$\begin{split} S_{V1} &= 0 \\ S_{V2} &= \left(\frac{1}{77.12u}\right)^2 S_{iN2} = \frac{3.64 \times 10^{-25}}{(77.12u)^2} = 61.2 \times 10^{-18} V^2 / Hz \\ S_{V3} &= \left(\frac{1}{4.73m}\right)^2 S_{iN3} = \frac{2.35 \times 10^{-25}}{(4.73m)^2} = 1.05 \times 10^{-20} V^2 / Hz \\ S_{V4} &= \left(\frac{1}{444.5m}\right)^2 S_{iN4} = \frac{4.15 \times 10^{-24}}{(444.5m)^2} = 2.1 \times 10^{-23} V^2 / Hz \\ S_{V5} &= \left(\frac{1}{91.16u}\right)^2 S_{iN5} = \frac{1.87 \times 10^{-24}}{(91.16u)^2} = 2.25 \times 10^{-16} V^2 / Hz \\ S_{V6} &= \left(\frac{1}{1073u}\right)^2 S_{iN6} = \frac{2.15 \times 10^{-23}}{(1073u)^2} = 1.87 \times 10^{-17} V^2 / Hz \\ S_{VRload} &= \left(\frac{1}{1073u}\right)^2 S_{iNRload} = \frac{1.65 \times 10^{-23}}{(1073u)^2} = 1.43 \times 10^{-17} V^2 / Hz \end{split}$$

Total noise power spectral density of the circuit excluding load resistance noise is:

$$\begin{split} S_{V_{Total}} &= S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} + S_{V6} = \\ &= (0 + 61.2 + 0.01 + 0.00021 + 225 + 21.8) \times 10^{-18} = \\ &= 307 \times 10^{-18} V^2 / Hz \\ S_{V1} &= 0\%; S_{V2} = 20.19\%; S_{V3} = 0\%; S_{V4} = 0\%; S_{V5} = 73.08\%; S_{V6} = 6.85\% \end{split}$$

If we include the resistor load noise we obtain:

$$\begin{split} S_{V_{Total}} &= S_{V1} + S_{V2} + S_{V3} + S_{V4} + S_{V5} + S_{V6} + S_{VR\_Load} = \\ &= 307 \times 10^{-18} + 14.3 \times 10^{-18} = \\ &= 321 \times 10^{-18} V^2 / Hz \end{split}$$

## Appendix C- Signal waveforms of C.M. APS in Direct Mode and Difference Mode

Signal waveforms of APS in Direct Mode plotted by Cadence in Figure 4-1 to Figure 4-9. As mentioned before its noise bandwidth was 87MHz. Total out put noise at  $V_2$  was 1.75 and out put spectral noise density at  $V_1$  was 4.07.




Figure 4-1: Total output noise at  $V_{direct}$ 




Figure 4-2: Transient voltage at  $V_{direct}$  and  $V_2$ 




Figure 4-3: Output noise at  $V_2$ 




Figure 4-4: Output noise at  $V_1$ 

Frequency response at  $V_{sense}$  and  $V_1$  and transient response is plotted in Figures 4-5 to 4-9. At the sense node gain of circuit was 1 and at  $V_1$  gain of circuit was 2.85.




Figure 4-5: Frequency response at  $V_1$  and  $V_{direct}$  in Direct Mode




Figure 4-6: Sense node voltage in Direct Mode




Figure 4-7: Transient response at  $V_1$  in Direct Mode




Figure 4-8: Transient response at  $V_2$  in Direct Mode




Figure 4-9: Transient response at  $V_{direct}$  in Direct Mode

Noise, transient and AC response for the APS operating in Difference Mode simulated in Cadence is plotted in Figure 4-10 to Figure 4-20.




Figure 4-10: Total output noise in Difference Mode




Figure 4-11: Output noise at  $V_2$  in Difference Mode




Figure 4-12: Output noise at  $V_1$  in Difference Mode




Figure 4-13: Transient response at sense node in Difference Mode




Figure 4-14: Transient response at output in Difference Mode




Figure 4-15: Transient response at V<sub>2</sub> in Difference Mode




Figure 4-16: Transient response at  $V_1$  in Difference Mode




Figure 4-17: AC response at sense node in Difference Mode




Figure 4-18: AC response at  $V_1$  in Difference Mode




Figure 4-19: AC response at  $V_2$  in Difference Mode




Figure 4-20: AC response at out put in Difference Mode

# Appendix D - Electrical Parameters of C.M. APS in Direct Mode and Difference Mode

		gds	351.2n
signal	OP("mt1" "??")	gm gmbs	32.78u 3.802u
- 3	or ( mer :: )	gmoverid	15.39
betaeff	427.8u	ibulk	8.678m
cpp	832.5a	id	2.13u
cbd	0	ids	2.13u
cbg	-1.312f	pwr	14.32m
cbs cdb	479.7a	region	2
cdd	0 179.5a	reversed ron	0 921.9K
cdq	-179.5a	type	0
cds	0	vbs	758.2m
cgb	-832.5a	vds	1.963
cgd	~179.5a	vdsat	98.06m
cgg	1.671f	vgs	1.4
cgs	-659.2a	vth	420.7m
cjd cjs	1.565f	a t am a l	OB / n / 772 % #
csp	1.876f 0	signal betaeff	OP("/T3" " 37.17u
csd	Ö	cbb	4.364f
csg	-179.5a	cbd	-2.023f
css	179.5a	cbq	-1.283f
gds	28.52e-27	cbs	-1.057f
gm <sub>.</sub>	0	cdb	-1.48f
gmbs	-13.03e-27	cdd	12.81f
gmoverid ibulk	0	cdg	-7.011f
id	46.95p	cds cgb	-4.314f -1.278f
ids	2.978f 104.4e-27	cgd	-6.574f
pwr	11.74p	cāā	15.41f
region	0	cgs	-7.558f
reversed	0	cjd	1.529f
ron	5.393Y	cjs	1.565f
type	0	csb	-1.606f
vbs vds	250m	csd	-4.209f
vds vdsat	563.3m 40.41m	csg css	-7.115f 12.93f
vgs	-1.4	gds	16.19u
vth	504.6m	gm	3.9461
		gmbs	1.071i
signal	OP("/T2" "??")	gmoverid	1.853
betaeff	425u	ibulk	-5.9561
cbb cbd	237.8a	id	2.13u
cbg	0	ids pwr	2.13u 246.3n
cbs	-310.3a 72.57a	region	1
cdb	0	reversed	Ō
cdd	179.5a	ron	54.31K
cdg	-179.5a	type	0
cds	0	vbs	-313.5m
cgb	-131.3a	vds	115.6m
cgd cgd	-179.5a	vdsat	528.6m
cgs	1.47f	vgs vth	1.187 605.8m
cjd	-1.16f 1.565f	V CII	mo.coo
cjs	2.519f	signal	OP("mt4"
csb	-106.4a	betaeff	96.99u
csd	0	cbb	179.7a
csg	-980.6a	cbd	0
CSS	1.087f		

### Continued on next page

## Continued from previous page

cbg cbs cdb cdd cdg cds cgb cgd cgg cgs cjd cjs csb csd csg gm gmbs gmoverid ids pwr region reversed ron type vbs vds vds vds vds vds vth	-284.8a 105.1a -6.163e-33 155.5a -155.5a 6.163e-33 -128.9a -155.5a 1.307f -1.023f 2.889f 5.281f -50.83a 0 -867.1a 917.9a 593.2n 17.64u 907n 8.274 -2.28m -2.13u 2.132u 3.765m 2 0 572.7K 1 1.213 -1.221 -204.9m -1.221 -592.9m	ids pwr region reversed ron type vbs vds vds vdsat vgs vth	70.42u 43.32m 2 0 45.86K 1 1.249 -3.23 -273.8m -1.221 -479.1m
signal betaeff cbb cbd cbg cbs cdb cdd cdg cds cgd cgg cgs cjd cjs csb csd csg css gds qm	OP("mt5" "??")     1.393m 776a     0     -2.265f     1.489f     -98.61e-33     1.839f     -1.839f     98.61e-33 -113.5a     -11839f 14.36f -12.4f 11.5f 48.6f -662.6a     0     -10.25f 10.91f 15.36u 425.3u		
gmoverid ibulk id	6.04 -26.12m -70.42u		

Figure 4-21: Electrical parameters of C.M. APS in Direct Mode

State of the second			
signal	OP("mt1" "??")	gds	348.7n
96		gm	33.1u
betaeff	427.8u	gmbs	3.833u
cbb	832.5a	gmoverid	15.34
cbd	0	ibulk	8.678m
cbg	-1.312f	id	2.157u
cbs	479.7a	ids	2.157u
cdb	0	pwr	14.32m
cdd	179.5a	region	2
cdg	-179.5a	reversed	0
cds	0	ron	947.1K
cgb	-832.5a	type	0
cgd	-179.5a	vbs	758.2m
cgg		vds	2.043
cgs	1.671f	vdsat	
cjd	-659.2a		98.14m
cjs	1.539f	vgs	1.4
csb	1.876f	vth	420.5m
	0		
ced	0	signal	OP("mt3" "??")
csg	-179.5a	betaeff	37.32u
C28	179.5a	cpp	4.251f
gds	28.13e-27	- Eda	-1.891f
aw'	0	cbg	-1.301f
gmba	-13.35e-27	cpa	-1.059f
gmoverid	0	cqp	-1.396f
ibulk	46.95p	edd	12.13f
id	2.978f	cdg	-6.89 <b>6f</b>
ids	106.7e-27	cds	-3.837 <b>f</b>
pwr	11.74p	cgb	-1.289f
region	0	cgd	-6.256 <b>f</b>
reversed	0	cgg	15.35f
ron	6.028Y	cga	-7.806f
type	0	cjd	1.497£
vbs	250m	cjs	1.539f
vds	643.3m	csb	-1.566f
vdsat	40.41m	cad	-3.983f
`vgs	-1.4	csg	-7.153f
vth	504.4m	CSS	12.7£
		gds	11.35u
signal	OP("mt2" "??")	gm	5.224u
betaeff	425u	dwpa	1.352u
cbb	237.8a	gmoverid	2.421
cbd	0	ibulk	-5.956f
cbg	-310.3a	id	2.157u
cbs	72.57a	ids	2.157u
cdb	-12.33e-33	pwr	326.6n
cdd	179.5a	region	1
cdg	-179.5a	reversed	ō
cds	12.33e-33	ron	70.16K
cgb	-131.3a	type	0
cdq	-179.5a	vbs	-393.5m
cgg	1.47f	vds	151.4m
caa	-1.16t	vdsat	447.5m
cjd	1.539f	vasat	1.107
cjs	2.519f	vth	626.2m
cap	2.5191 -106.4a	70.11	020.214
csd	-106.4a 0	signal	OP("m4" "??")
		betaeff	2.309m
csg	-980.6a	cpp	1.291£
CBS	1.087f	cpd	
		ÇDG	-1.393f

## Continued on next page

### Continued from previous page

cbg	-209.4a	ids	97.84u
cbs	311.7a	pwr	14.39m
cdb			
	-500.6a	region	2
cdd	5.751f	reversed	0
cdg	-3.119f	ron	22.43K
cds	-2.131f	type	0
cgb	-138.8a	vbs	757.5m
cgd	-2.707f	vds	2.195
		vdsat	
cgg	6.917f		543.2m
cgs	-4.071f	vgs	· 2.195
cjd	4.98f	vth	420.4m
cjs	5.152f		
cab	-651.3a	signal	OP("m15" "??")
csd	-1.651f	betaeff	6.246m
		cbb	
cag	-3.588f		1.485f
CSS	5.891f	cbd	0
gds	349u	cbg	~2,3f
gm	283.6u	cbs	815.6a
qmbs	61.03u	cdb	0
gmoverid		cdd	
	2.836		2.077f
ibulk	-16.17f	cdg	-2.077f
id	100u	cds	0
ids	100u	cgb	-202.8a
pwr	18.74u	cgd	-2.077f
region	1	cgg	15.73f
reversed	0	càa	-13.45f
ron	1.874K	cjd	13.45f
type	. 0	: cjs	24.07f
vbs	-546.8m	, csb	-1.282f
vds	187.4m	csd	0
vdsat		csg	-11.35f
	319.9m		
vgs	1.105	Caa	12.63f
vth	701.3m	gds	73.14u
		gm´	1.963m
signal	OP("m5" "??")	gmbs	145.3u
betaeff	445.4u	gmoverid	1.466
cbb		ibulk	100.4m
	223.3a		
cbd	0	id	1.339m
cbg	-310.3a	ids	1.339m
cbs	87.06a	pwr	168.2m
cdb	0	region	2
cdd	179.5a	reversed	0
cdg	-179.5a	ron	1.465K
cda	0	type	0
cgb	-116.8a	vbs	814m
cgd	-179.5a	vds	1.961
cgg	1.47f	vdsat	545.2m
cgs	-1.174f	vgs	2.195
		vth	417.5m
cjd	1.499f	V C11	417.5111
cjs	2.519f	,	
csb	-106.5a		
csd	0	•	
csg	-980.6a		
CBB	1.087f		
gds			
	5.627u	i .	
aw'	170.5u		
gmbs	14.97u		
gmoverid	1.743		
ibulk	8.589m		
id	97.84u		
<b>-</b> u	· 21.0%U		

Figure 4-22: Electrical parameters of C.M. APS in Difference Mode

#### REFERENCES

- [1] Y. Degerli, F. Lavernhe, P. Magnan, J.A Farre, "Analysis and Reduction of signal Readout Circuitry Temporal Noise in CMOS Image sensors for Low\_Light levels," IEEE Transactions on Electron Devices, Vol. 47, No 5, pp. 949-962, 2000.
- [2] H. Tian, B. Fowler, A. El-Gamal, "Analysis of Temporal Noise in CMOS photodiode Active Pixel Sensor," IEEE Journal of Solid State Circuits, Vol. 36. No 1, pp 92-101, 2001.
- [3] S. Mendis, S.E. Kemeny, E.R. Fossum, "CMOS Active Pixel Image Sensors for highly integrated imaging systems," IEEE Journal of Solid State Circuits, Vol. 32, No. 2 pp 187-197, 1997.
- [4] P.R. Gray, R.G. Mayer, "Noise in Analog Integrated Circuit Design", McGraw Hill International, 1989.
- [5] R.D. McGrath, V.S. Clark, P.K. Duane, L.G. McIlrath, W.D. Waskurak, "Design and analysis of a 768 x 512 Current Mediated Active Pixel Array Image Sensor," IEEE Transaction on Electron Devices, Vol. 44, No. 10, pp1706-1715, 1997.
- [6] G.C. Holst, "CCD Arrays Cameras and displays", 2<sup>nd</sup> edition, New York: JCD Publishing, 1998.
- [7] J. Milman, C. C. Halkias, "Integrated Electronics," Mc Graw Hill, 1988.
- [8] R. Hornsey, "Short Course Notes on CMOS Digital Imaging," University of Waterloo, 2003.
- [9] P.E. Allen, D.R. Holberg, "CMOS Analog Circuit Design," Second Edition, Oxford University Press, 2002.
- [10] K.S. Karim, A. Nathan, J. A. Rowlands, "Active Pixel Sensor architectures in a-S<sub>i</sub>:H for medical imaging," Journal of Vacuum Science and Technology A., vol. 20, No. 1, pp. 1095-1099, 2002.
- [11] A.J.P. Theuwissen, "Solid states Imaging with Charge Coupled Devices," Norwel, MA: Kluwer, 1995.
- [12] K.S. Karim, A. Nathan, J. A. Rowlands, "Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging," IEEE Transactions on Electron Devices, Vol. 50, No. 1, pp. 1201-127, 2003.

- [13] A.I. Dickinson, "A 256 x 256 CMOS Active Pixel Image Sensor with Motion Detection," ISC Digest of Technical Papers, Vo. 45, No 3, pp. 2226-227, Feb. 1995.
- [14] E.R. Fossum, "CMOS Image Sensors Electronic Camera on a chip," IEEE Transactions on Electron Devices, Vol. 35, pp. 17-25, Dec. 1995.
- [15] S. Mendis, S. Kemeny, E. Fossum, "A 128x128 CMOS active pixel image sensor for highly integrated imaging systems", IEDM Technical Digest, Vol25., pp. 583-586, Dec. 1993.
- [16] O. Yadid pecht, R. Ginosar, and Y. Diamond, "A random access photodiode array for intelligent image capture," IEEE Transactions on Electron Devices vol. 38, page 1772-1780, August 1991.
- [17] H.S. P. Wong, "Technology and devices scaling consideration for CMOS imagers," IEEE Transactions on Electron Devices, Vol. 43, pp. 2131-2142, Dec. 1996.